Abstract: This paper presents a Field Programmable Gate Arrays (FPGA) implementation of a novel multiple-image encryption algorithm that combines an 8-dimensional (8D) hyperchaotic system, Josephus ...

Abstract: In this work, a design approach for array multipliers using approximate adders is presented. Our approach focuses on improving efficiency mainly in terms of resource usage and area. We have ...