$stable in SystemVerilog Assertions | Explained with Examples | SVA Tutorial

Immediate Assertions in SystemVerilog || All about VLSI ||

Implementing rose() Function Assertion in SystemVerilog | Step-by-Step Guide using Vivado ||

SystemVerilog: The Data Types You MUST Know

Introduction to Data types | Reg | wire | Logic in System Verilog

Systemverilog Data Types Simplified : How to map Verilog Datatypes with those in SV ?

Easier UVM - Configuration